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Hafnium oxide (HfOn) is a promising dielectric for future microelectronic applications. Hf02 thin films (10-75nm) were deposited on Pt/Si02/Si substrates by pulsed
DC magnetron reactive sputtering. Top electrodes of Pt were formed by e-beam evaporation through an aperture mask on the samples to create MIM (Metal-Insulator-Metal)
capacitors. Various processing conditions (Arloz ratio, DC power and deposition rate)
and post-deposition annealing conditions (time and temperature) were investigated. The
structure of the Hf02 films was characterized by X-ray diffraction (XRD) and the roughness
was measured by a profilometer. The electrical properties were characterized in terms
of their relative permittivity (E,(T) and ~,.(f))and leakage behavior (I-V, I-T and Itime). The electrical measurements were performed over a temperature range from -5
to 200°C. For the samples with best experimental results, the relative permittivity of
HfOa was found to be -- 27 after anneal and increased by 0.027%/"C with increasing
temperature over the measured temperature range. At 25"C, leakage current density
' 1 volt. The leakage current increased with temperature above
was below lop8 ~ l c m at
a specific threshold temperature below which the leakage current didn't change much.
The leakage current increased with voltage. At voltages below lvolt, it's ohmic; at
higher voltages, it follows Schottky model. The breakdown field is - 1 . 8 2 ~lo6 Vlcm.
The optical bandgap was measured with samples deposited on quartz substrates to be
5.4eV after anneal.
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CHAPTER 1
INTRODUCTION
1.1 Background
Silicon dioxide has been used as the primary gate dielectric material in Si MOS

(Metal-Oxide-Semiconductior) transistors since 1957, when the usefulness of the Si/Si02
material system was first demonstrated. Since the first MOS device, the fundamental
device structure and materials have not changed much even though the size of the
transistors has been reduced. In the area of Very Large Scale Integration (VLSI), the size
of the MOS transistor has been continually reduced and the density of CMOS (Complementary MOS) circuits has increased by a factor of 2 every 3 years [I].
Figure 1.1 shows the device minimum feature size generated from the 1994,
1997,1998199 and 2001 International Technology Roadmap for Semiconductors (ITRS)
[2]. The minimum feature size is expected to continue to be reduced for the next 10
years and an acceleration in the feature size is evident. Figure 1.3, depicts the Intel's
Lithography Roadmap, which shows the trend in the minimum feature size over the past
30 years and the predicted future.
The ever-increasing trend towards smaller device sizes and higher integration
density requires the scaling of many device parameters. In particular, in Si MOS devices,
the thickness of the gate insulator must decrease as the lateral dimensions are reduced.
This is true for both constant field scaling originally proposed by Dennard [3] and generalized scaling proposed by Baccarani [4]. It is very difficult to obtain oxides thinner
than -0.8-1.0nm corresponding to the thickness of a native oxide. At such thicknesses,
neither the controllability nor the reliability can be guaranteed. Another fundamental
limit to the scaling of the gate dielectric thicknesses is the exponential increase in
tunnelling current with decreasing oxide thickness. For the polySi/Si02/Si system with

2005
Year
Figure 1.1: Technology node trends for ITRS Roadmap

Year
Figure 1.2: Technology node trends for Intel Lithography Roadmap
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for~ a 1.5nm thick S i 0 2 layer: seven orders of magnitude in
S i 0 2 layer to -- 1 0 ~ / c m
increased current for a thickness change of only a factor of 2. A high gate leakage
current can alter the device performance and increase the standby power consumption.
Reducing the gate leakage current is an important reason for searching for alternatives for Si02-based gate dielectrics. Another limitation for thin oxides might stem
from their reduced lifetime. The lifetime estimations for thin S i 0 2 gate oxides lead to
the conclusion that a 1.5nm thick oxide cannot meet the 10-year requirement lifetime at
any bias. Oxide reliability thus remains one of the major issues in CMOS scaling. It's
another driving force towards replacing S i 0 2 by high-K dielectrics. Because of these
limitations, the semiconductor industry has been investigating alternatives to the Si/Si02
system. Table 1.1 shows the timeline for the recent and anticipated future requirements
for the equivalent S i 0 2 gate oxide thickness, the electrical requirements of the oxide
and the experimental results of leakage current density at the gate bias in the appropriate technology generations. Preliminary analysis indicates that, balancing the gate
leakage control requirements against performance requirements, high-K materials may
be required for the gate dielectric by around the year 2005 [S].
The gate capacitance of a CMOS device is given by

where e0 is the permittivity in vacuum (eO = 8.85418 x 10-l4~/cm),eT is the relative
permittivity of the dielectric material, A is the area of the capacitor (gate lengthxgate
width) and d is the thickness of the dielectric film. The gate capacitance is proportional
to the dielectric constant, the length and width of the gate, and inversely proportional to
the thickness of the gate dielectric material.
To reduce the leakage current while maintaining the same gate capacitance, a
thicker dielectric film with a higher dielectric constant is required. But not all materials

1 Production 1 Technology 1 Gate

dielectric(SiOz equiv-

1 Gate

Leakage

Table 1.1: Gate dielectric requirements for future technologies (according to the ITRS
Roadmap 200 1)

with higher dielectric constant than Si02 are acceptable as a gate dielectric material in
Si based MOS devices.
The gate leakage current is exponentially dependent on the dielectric layer thickness,
while the capacitance is only linearly dependent on the thickness. Short-channel performance degradation, which is caused by the fringing field from the gate to the SourceDrain
( S D ) region, depends on the gate dielectric thickness-to-length aspect ratio. Therefore,
materials with a too high dielectric constant create additional problems. A desirable
alternative gate dielectric material should have a dielectric constant 4-10 times higher
than S O 2 , which is 3.9. That is, the alternative material should have a dielectric constant
between 15 and 40. The use of such high-K dielectric materials would provide the equivalent oxide thicknesses (EOT) required to maintain current drive, while maintaining
acceptably low tunneling current. EOT refers to the thickness of any dielectric scaled
by the ratio of its dielectric constant to that of Si02 (KSiO2)such that:

EOT

KS~O
Kx

3.9
Kx

= d . (2)
= (1. (-),

where d is the physical thickness of the dielectric, and K, is the dielectric constant of
the alternative dielectric.
At first glance, this would seem to be a winning proposal, since a substantial
reduction in the current should be possible with only small increase in dielectric thickness.
For a large number of dielectrics, however, the gate current is also exponentially dependent
upon the barrier height between the electrode and the conduction band of the insulator
and between the conduction band of the insulator and the substrate. Therefore, not only
is a material with higher dielectric constant is required, but this material must also have
a suitable barrier height on both sides to keep the leakage current within reasonable
limits.
However, physical thickness and interfacial band alignment are only two factors
that affect device performance. Other limitations on the material choice come from
stability issues. Alternative gate dielectrics have to be compatible with a CMOS process
flow. That poses severe restrictions on the material due to post-growth processing steps
(thermal stability and manufacturability). The high-K dielectric would be most likely
deposited on a Si channel. Therefore, it should not show any tendency to form a silicide,
silicon dioxide, or the mixtures of those by any of the following reactions:

where A4 represents a metallic element.
Thermodynamic stability considerations (to avoid the reactions in Eq.(1.3)) reduce
the number of possible candidates significantly. In addition, all radioactive oxides and
oxides not solid at 1000K are not suitable. Figure 1.3 shows an overview of all existing
binary oxides [6, 71. Only the oxides of the elements in the shaded squares are capable

for use for gate insulators; other elements can be eliminated from further consideration
due to the reasons given above.
In recent years, many high-K dielectric matenals have been suggested as replacement
candidates for silicon dioxide and silicon nitride gate dielectrics, such as Ta205,Ti02,
Y203,Ce02, A1203,Pr203,SrTi03, BaSrTi03(BSTO), 2 3 - 0 2 and Hf02. Unfortunately,
many of them have drawbacks. Ta205 requires TIN electrode [8] and has very high
leakage current on Si [9]; Ti02 has poor band alignment with silicon. Ta205, Ti02,
SrTi03 and BaSrTi03 are thermally unstable when directly contacted with silicon [lo].
The formation of S i 0 2 and/or metal silicide often occurs when these materials are
deposited on silicon. Further growth of silicon dioxide or a silicide takes place during
subsequent annealing, which is usually found to be necessary to reduce leakage currents.
An underlying Si02 layer reduces the effectiveness of any high-K material, since S i 0 2
has a lower dielectric constant and thus reduces the effective capacitance of the dielectric
film. For example, to obtain an EOT of 1.5nm one could use a 1 1 S4nm thick film with
a K=30. The presence of an Inm interfacial Si02 layer would reduce this thickness
down to 3.85nm. For the same required EOT, the physical thickness of the high-K
material decreases due to interfacial layers, thus the leakage current through the film
increases substantially. Although an additional bamer layer can be added to solve this
problem, it will add process complexity and impose thickness scaling limitations. Some
ferroelectric materials such as BSTO (K>200) have too high dielectric constant, which
may cause fringing field induced bamer lowering effect as mentioned above. Materials
having relatively low dielectric constant such as A1203(K=12) and Y2O3(K=14) do not
provide sufficient advantages over Si02 or Si3N4
Among the materials with medium dielectric constant and good compatibility
with silicon, Zr02 and Hf02 are attracting much attention. Hf forms the most stable
oxide with the highest heat of formation (AHf=271Kcallmol) among the elements in
group IVA of the periodic table (Ti,Zr,Hf). Hf can also reduce the native S i 0 2 layer

to form HfOz. Unlike other silicides, the silicide of Hf can be easily oxidized to form
HfOz. The oxidization of ZrSi2 forms SiOz, but the oxidization of HfSi2 forms Hf02.
Hf02 is very resistive to impurity diffusion and intermixing at the interface because of
its high density (9.6gg/cm3). In addition, Hf02 is compatible with n' polysilicon gate
without any barrier materials. These properties make Hf02 one of the most promising
candidates for alternative gate dielectric application [ 1 1, 12, 13, 141.
Hf02 can also be used in optical coatings and optoelectronic devices. It's a
very commonly used material for optical coatings because of its hardness and good
transparency in the visible and ultraviolet ranges of the spectrum. Its large transparent
range is from the UV to the IR (0.22-12pm) [15]. The ease of evaporation adds to its
popularity [ 1 61.

1.2 Purpose of the Research
The goal of the thesis is to investigate the physical and dielectric properties of
Hf02 thin films deposited by pulsed DC magnetron reactive sputtering in the MIM
(Metal-Insulator-Metal) structure. Different deposition conditions were investigated and
the relationship between the deposition condition and electrical properties were investigated.

1.3 Thesis Organization
This thesis investigated the effects of deposition conditions and measurement
environments on the physical and dielectric properties of Hf02 thin films in MIM (deposited
on Pt/Si02/Si substrates) and MIS (deposited on Si02/Si substrates) structures, and built
models for the capacitance and leakage current.

Chapter 2 describes the experiment methods including the deposition protocols,
deposition condition matrix, measurement environments and devices used in the experiments.
Chapter 3 discusses in detail the measurement results of HfOz in MIM structure
and analyzes the data to acquire the properties of HfOz films.
Chapter 4 describes the models for the capacitance and the leakage currents of
HfOz capacitors based on the experiment data.
Finally, Chapter 5 draws the conclusions from the experiment data and indicates
the tasks for future work.

CHAPTER 2
EXPERIMENT PROCEDURE
This chapter provides an overview of the experiment procedure, including the
deposition method and the electrical and physical characterization techniques.

2.1 Deposition Method
The Hf02 thin films were deposited by pulsed DC magnetron reactive sputtering
using a Hf target. The deposition system is at the Laboratory for Surface Science and
Technology (LASST) [17]. The target was 99 9% pure Hf excluding Zr which was
present at 2.24%. Other contaminants such as H, Mg, Al, Si, Ti, V, Cr, Mn, Co, Ni, Cu,
Nb, Mo, Sn, Ta, W, and Pb were less than 100ppm, except for Fe, which was present
at 245ppm [I 81. The magnetron was pulsed at a rate of 20KHz with a 50% duty cycle.
The deposition rate of Hf02 was measured at different 02/Ar ratios with a DC power of
100 and 300 Watts (keeping the total flow rate and pressure the same) using an in-situ
quartz crystal microbalance (QCM) placed at the same location as the substrate.
The deposition rates varied from 0.6 to 8.4nmlmin at a power of 100W and from
1.8 to 27nmlmin at a power of 300W as the % 0 2 was changed. Hysteresis was observed
when increasing and then decreasing the % 0 2 in the chamber as shown in Figure 2.1. As
the 02/Ar ratio was increased, the deposition rate remained at a high level until the ratio
reached a specific value, and then the rate decreased sharply to a low level and remained
there. Then if the 02/Ar ratio was decreased, the rate remained at the low level until
the ratio reached a much lower value, and then the rate went back to the high level. The
hysteresis is probably due to a poisoning of the Hf target with O2 causing the formation
of a thin layer of Hf02 on the surface of the target at high O2 partial pressure.

Figure 2.1 : Deposition rate as a function of the percent of O2 in the flow

2.2 Deposition Protocol for MIM Capacitors
The MIM capacitors were investigated first, using Pt coated Si02/Si substrates
and Pt top electrodes. One advantage of the MIM structure is that there are no interfacial
oxide effects at the dielectric electrode interface allowing an understanding of transport
properties of the Hf02 dielectrics
A deposition protocol was determined after the deposition rates for the H f 0 2
were measured and the Pt!Si02/Si substrates were investigated by X-ray diffraction(XRD)
as a function of annealing temperature.
The deposition protocol used for the MIM capacitor formation is shown in Figure 2.2.
The Pt/Si02/Si substrates were first annealed for one hour at a temperature of 700°C in
air to stabilize the substrate. Figure 2.3 shows the XKD spectra of the substrate as a
function of anneal temperature. After the 700°C anneal, the Pt changes from a mixed
(1 10) and (1 11) orientation to a predominantly (1 11) orientation. The properties of

the substrates should not change much during the Hf02 deposition and post-deposition
annealing. ~ h u any
s changes in permittivity and leakage current which are observed
after the anneal are attributed to the result of the changes in the properties of Hf02 thin
films.

2.3 Experiment Procedure
Four deposition conditions were chosen for the deposition of HfOz used in the
formation of the MIM capacitors; they are listed in Table 2.1. We chose the 02/Ar
ratio so that a high deposition rate and a low deposition rate would occur with the same
ratio. Two thickness series were deposited by changing the deposition time, at the same
02/Ar ratio and the same DC power level, one at high rate and one at low rate. In
each series, five samples with the thickness 10, 20, 30, 50 and 75nm were deposited on
Pt/Si02/Si substrates and one 50nm sample was deposited on a quartz substrate. The

substrate anneal

rate measurement
using Q C M

Pulsed-DC
magnetron reactive
deposition

In-sltu deposition
rate measurement
using Q C M

formation

anneal

Figure 2.2: HfOzDeposition Protocol
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Figure 2.3: XRD data of Pt substrates as a function of annealing temperature
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Series
A
B
C

I DC Power I
1OOW
1OOW
300W

Thickness
( % 0 2 I Deposition Rate(nm/min)
8.4
10,20,30,50,75nm 13 ,
13
0.6
10,20.30,50,75nm
25.2
40
10,20,30,50,75nm

I

Table 2.1 : Experimental Matrix for MIM structure

deposition rate was measured before and after each deposition by QCM to ensure the
deposition rate remained constant during the deposition. The deposition temperature is
room temperature.
After deposition, the top Pt electrodes were formed by e-beam evaporation through
an aperture mask to create the top electrodes for the MIM capacitors. The aperture
mask has many apertures with different sizes. The diameters of the mostly used circular
electrodes are -300, -1 15 and -90 pm. Finally, post-electrode anneal was performed
at 600°C for 60 minutes in air. All the measurements were performed before and after
post top electrode anneal.

2.4 Measurement Procedure
2.4.1 Physical Measurement Procedure
The roughness of the Hf02 films and the substrates was measured by a AlphaStep 500 Tencor profiometer.
The structure of the Hf02 films and substrates was characterized by X-ray diffraction
(XRD) using a Scintag X2 system.
The optical bandgap of the Hf02 was determined from optical absorption measurements on the 50nm Hf02 films deposited on the quartz substrates by means of Beckman
Diode Array UV-VIS Spectrometer 7400.

2.4.2 Electrical Measurement Procedure
The electrical properties were characterized in terms of their relative permittivity
(t,) as a function of frequency, bias ~ o l t a g eand temperature. and leakage behavior as a
function of voltage(1-V), time(1-t) and temperature(1-T).
The electrical measurements were performed over a temperature range from
-5 to 200°C and a frequency range from 100 to 1M Hz. The samples were measured
on a temperature controllable platform on a Cascade Microtech probe station. The
probe station has tiny probes that can contact the small electrodes of the capacitors.
The temperature was controlled by a Temptronic thermal controller
The relative permittivity was also measured under different humidity environment
to determine the effect of humidity uptake on electrical nleasurenlents.
The capacitance and leakage current were measured using an Agilent 4284A
Precision LCR Meter and Keithley Model 2361237 Source-Measure Unit, respectively.
The relative permittivity was calculated from the measured capacitance using the relation:

which can be derived simply from Eq. 1 . I .
All the measurements were performed at 25OC unless otherwise specified. The
electric measurements for all samples were performed before and after the post electrode
anneal.

CHAPTER 3
CHARACTERIZATION OF HFOBCAPACITORS
This chapter investigates the physical and electrical characterization of HfOz thin
films in a MIM structure with Pt electrodes. One advantage of the MIM structure is that
there are no interfacial oxide effects at the dielectric interface allowing an understanding
of transport properties of the HfOz dielectrics.

3.1

Physical Characterization
The roughness was measured for both the HfOz films and the Pt/SiOz/Si substrates.

The deposited films have similar roughness to the substrates. Roughness effects are thus
not considered when analyzing the electrical data. The mean roughness was in the range
of 0.3 to lnm for the 50nm thick films.
Figure 3.1 shows the the highest peak of the XRD spectrum at 28.3 degrees
for the 50nm thick low deposition rate HfOz films deposited at a power of 300W as a
function of annealing temperature. The XRD results indicate the films are deposited
with some crystallinity and have a (711) orientation. The intensity of the ( i l l ) peak
increase by approximately 25% after a 600°C anneal. No other peaks are observed in
the XRD spectrum. The phase of the peak shift to the left after the 500°C and 600°C
anneal, which means the film becomes denser. It may be because that the film became
more stoichiometric after being annealed in the air. The HfOa films deposited at a power
of 100W show the similar spectrum.
The optical bandgap was determined for the 50nm HfOz films deposited on the
quartz substrates. The optical bandgap, E,,,

can be derived from the transmission of

visible light by the Tauc method [19, 201. The absorption as a function of frequency
a ( w ) is given by
~ ( L J =
)

B ( h- ~ , ~ ~ ) ~ / f i d

(3.1)

no anneal
I

I

I

I

Figure 3.1 : XRD data of Hf02 thin film as a function of annealing temperature

where B is a constant, and

Tt,

and Eopt are the reduced Plank constant, angular

frequency and optical bandgap respectively. The optical bandgap Eopt and B of the
film can be determined graphically by extrapolating the linear region of the curves of
( f i * cu

* w)lI2 as a function of fi * w [I 9, 201.
Figure 3.3 shows the curves of ( f i * cu * w)'l%s

a function of fi

* w for the high

rate samples and the low rate samples. The circles show the data of the high deposition
rate samples (series A and C) and the triangles show the data of the low deposition
rate samples (series B and D). The bandgap was calculated to be between 3.8-4.2eV for
deposition series A and C and between 5.1-5.5eV for deposition series B and D before
the post-deposition anneal. For the samples deposited at low rate, the slope of the linear
region is sharper and the bandgap is larger. The reason may be that the Hafnium was
not fully oxidized at high rate and thus HfO, (with x < 2) was formed instead of Hf02.
This is consistent with the results of electrical measurements; where the higher relative
permittivity and higher leakage currents of series A and C indicate that the Hafnium on
these samples was not fully oxidized.
The bandgap is 5.4eV for all samples after the 600°C post-deposition anneal as
shown in Figure 3.3. Similar electrical properties were also observed on series A and C
samples to series B and D samples after the post-deposition anneal. This indicates that
the samples were fully oxidized during the post-deposition anneal in air.

3.2 Electrical Characterization
The electrical properties were characterized in terms of their relative permittivity
(t,), dissipation factor (6) and leakage (I) behavior. The electrical measurements were
performed over a temperature range of -5 to 200°C and a frequency range of 100 to 1M
Hz.
The relative permittivity (t,) and dissipation factor (6) of every sample were
measured before and after anneal. In terms of dissipation. the samples deposited at a
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Figure 3.2: ( h * a * w)'/%s a function of h * w for Hf02 deposited at high deposition
rate and low deposition rate before anneal
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Figure 3.3: ( h * cr * u)ll2as a function of h * w for Hf02 after anneal

power of 300W are lower than those deposited at 100W, and the samples deposited at the
higher rate are lower than those at the lower rate before the post-deposition dnneal. The
dissipation factors of the 300W high rate samples are all less than 0.0: at a frequency
of 1KHz. The dissipation factors of the I OOW low rate samples are greater than 0.1,
and some are up to 0.3-0.3. The high dissipation of these samples makes their permittivity measurement unreliable. After the anneal, the dissipation factor for the samples
deposited at high rate decreased by an order of magnitude, but that for the samples
deposited at low rate didn't change much.
The relative permittivity of the samples deposited at 300W and lOOW showed
similar trend versus thickne~s.For the samples deposited at the high rates, the relative
permittivity increases with the thickness continuously. The high rate samples have
much higher relative permittivity than low rate ones. After post-deposition annealing,
the relative permittivity of both the high rate samples and low rate samples decreased.
The relative permittivity of high rate samples is only a little higher than that of low
rate samples. Figure 3.4 shows the relative permittivity (solid lines) and dissipation
factor (dashed lines) as a function of thickness measured at a frequency of 1KHz for the
samples deposited at a power of 300W. As mentioned above, the permittivity measurement
of the samples deposited at a power of lOOW and low deposition rate because of their
high dissipation factor. So it's hard to compare them with the data of the samples
deposited at 300W.
Figure 3.5 shows the relative permittivity as a function of frequency for the Hf02
sample with a thickness of 50nm deposited at a power of 300W and low deposition rate
both before and after the post-deposition anneal. Before anneal, the relative permittivity
decreased with the increase of frequency. The relative permittivity changed from -26 at
lOOHz to -16 at IMHz. After the anneal, the relative permittivity doesn't change much
over the measurement frequency range. The relative permittivity is -28.5 at 100Hz and
~ 2 at7all frequencies above I KHz.

40
50
Thickness (nm)
Figure 3.4: The relative permittivity and dissipation factor of HfOa as a function of
thickness at 1KHz

1o4
Frequency (Hz)
Figure 3.5: The relative permittivity of Hf02 as a function of frequency for the 50nm
sample of deposition series B

The relative permittivity increases over the measured temperature range before
and after anneal of the HfOL sample with a thickness of 50nm in series A, as shown
in Figure 3.6. After being annealed, the samples have much flatter -,(T) curve. The
relative permittivity changes little with the increase of temperature. After anneal, the
permittivity increased by a rate of 0.027%/"C.
The relative permittivity is also a function of bias voltage. Before the postdeposition anneal, the relative permittivity increased by 9.3% when the h a s voltage
increased from 0 to 3volts. After the anneal, the relative permittivity remained constant
over the measurement range from 0 to 5volts. The data is depicted in Figurc 3.7 'The
triangles shows the data for the sample with a thickness of 20nm of deposition series B;
the circles shows the data for the sample with a thickness of 75nm of deposition series
A.
The humidity uptake was found to affect the. electrical measurements before the
final anneal. The measurement showed great difference (higher relative permittivity)
after the sample was exposed overnight in air.
The relative permittivity becomes higher under the same measurement condition
when the sample was exposed in high humidity environment. After being heated at
100°C and cooled down, the relative permittivity decreased. This is because the humidity
in the sample was expelled during the anneal. When the sample underwent the same
temperature change procedure, the great change in relative permittivity didn't occur.
The reason is that the sample didn't contain as much humidity as before and thus the
measurement result was consistent. The change of relative permittivity dunng thermal
cycling is shown in Figure 3.8.
The relative permittivity was measured in different humidity environment with
all the other conditions the same. In high humidity environment, the capacitance thus
the relative permittivity increased more than 8% in 20 minutes. The changes of relative
permittivity with time under different humidity are shown in Figure 3.9. So we can

Temperature &)
Figure 3.6: The relative permittivity of HfOz as a function of temperature for the 50nm
sample of deposition series A
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Figure 3.7: The relative permittivity of HfOz as a function of the applied bias voltage
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Figure 3.8: The change of relative permittivity of Hf02 as a function of temperature
(before anneal)

conclude that the humidity uptake is the reason for the change. After anneal, the
influence of humidity on relative permittivity is greatly reduced most likely due to densification and more complete oxidization of the Hf02 film.
The leakage current was measured as a function of time, voltage and temperature
(I-t, I-V and I-T) for a step-function voltage input. The current density was found to
decrease as a function of time following a power law J ( t ) = Jotpn

+ Ju, where Ju was

the final, steady-state leakage current density. The leakage current of series B and D
decreases faster than that of series A and C, as shown in Figures 3.10 and 3 11. After
anneal, all the series behave similarly to the low deposition rate samples but the decrease
in current is even faster (n is larger). It takes only 1 to 3 minutes for the leakage currents
to decrease to a stable level. The leakage current for the samples after anneal were
shown in Figures 3.12 and 3.11. These transient currents may be due to the movement
of charge defects in the film, such as oxygen vacancies, but further work is needed to
fully investigate the cause of this transient current.
All the following measurements were performed after the leakage current decreased
to a stable value to exclude the influence of transient response. Before anneal, the high
deposition rate samples have leakage currents about 3-5 orders of magnitude higher than
low deposition rate samples. As mentioned in Section 3.1, at high deposition rate, the
Hafnium was not fully oxidized and thus HfO, (with x < 2) was formed instead of
Hf02. The high deposition rate samples contain more metal than the low deposition rate
samples. So they have much higher leakage currents. Before the post-deposition anneal,
the 300W samples have leakage currents one order of magnitude lower than the samples
deposited at 100W. The order of the magnitude of the leakage currents density ( ~ l c m ~ )
at lvolt are -4 (300W high rate), -6 to -9 (300W low rate), -3 (100W high rate) and -8
(100W low rate). After the anneal, the leakage currents of all the series are in the same
order of magnitude -9 or - 10 at 25OC, and increase to -6 or -7 at 200°C.

300Watts, Low rate sample
Before anneal

I
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/

humidity
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Figure 3.9: The change of relative permittivity of Hf02 as a function of time under
different humidity conditions (before anneal)

Figure 3.10: The leakage current of HfOz as a function of time for the sample with a
thickness of 20nm of series A at lvolt before anneal

Figure 3.1 1: The leakage current of Hf02 as a function of time for the sample with a
thickness of 75nm of series B at lvolt before anneal
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Time (min)

Figure 3.12: The leakage current of Hf02 as a function of time for the sample with a
thickness of 20nm of series A at lvolt after anneal

Time (min)

Figure 3.13: The leakage current of Hf02 as a function of time for the sample with a
thickness of 75nm of series B at lvolt after anneal

The leakage current density increases with the increase of voltage. When the
voltage is between -1 and 1V. the increase of leakage current is linear. With the voltage
above 1 Svolts, the current has a higher rate of change. The leakage current as a function
of voltage for the 50nm film from series B is shown in Figures 3.14 and 3.15. Similar
behavior was observed both before and after the post-deposition anneal.
The leakage current density also changes with the temperature. The leakage
current density increased with the increase of temperature when the temperature is
higher than a specific threshold. When the temperature is below the threshold, the
leakage current showed little temperature dependence. The threshold is different for
the four series and is discussed further in section 4.2. The leakage current as a function
of temperature for the 75nm film of series B is shown in Figure 3.16. The samples of
other deposition series have similar leakage behavior.

Voltage (V)
Figure 3.14: The leakage current of HfOz as a function of voltage for the 50nm sample
of series B

Voltage (V)
Figure 3.15: The leakage current of HfOa as a function of voltage for the 50nm sample
of series B

Temperature VC)
Figure 3.16: The leakage current of Hf02 as a function of temperature for the 75nm
sample of series B

CHAPTER 4
DISCUSSION OF RESULTS
This chapter describes the models for the permittivity and leakage current of the
Hf02 films.

4.1 Permittivity Model
4.1.1 Permittivity Model vs Frequency
The model for permittivity is for the Hf02 films after the post-deposition anneal.
The permittivity of Hf02 is nearly constant but decreases slightly between lKHz
to 1MHz. The relative permittivity of the Hf02 films was found to follow a linear
relation to the logarithm of frequency over the frequency range from lKHz to IMHz,
as shown in Figure 4.1. The solid line shows the relative permittivity of Hf02, and the
dotted line shows the linear relation to log( f). The relation is given by

where tTis the permittivity of Hf02 which is a function of frequency, tois low frequency
limit of permittivity, a is constant, and f is the frequency. The 50nm film can be modeled
with to=27.535 and a=-0.0643.
At frequencies below IKHz, the curve of permittivity vs. frequency deviated
from the relation of Eq.4.1. Further investigation is needed to determine if this is a real
effect or measurement artifact.

4.1.2 Permittivity Model vs Temperature
The relative permittivity of the Hf02 films is also a function of temperature as
mentioned in Chapter 3. After the final anneal, it increases slightly with temperature
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Figure 4.1: The relative permittivity of HfOz as a function of frequency for the 50nm
sample of deposition series B

over the measurement range from 26.90 to 28.27. The function is apnrnximately linear
over the measurement temperature range, as indicated by the dashed lirie In Figure 3.6.
The permittivity as a function of temperature is glven by

where t~ is the capacitance a5 a function of temperature, ( U is the capacitiince at a given
temperature (her? T=5"C) T is the temperature In "C, and c is a constant. For all of the
measured samples, rU %26.90 and c=0.0072. The result for the 50nm film of serles B is
shown in Figure 3.6
The relative permittibity of the Hf02 films remains constant at different bias
voltage from 0 to 5volts excluding the measurement error.

4.2 Leakage Model
4.2.1

Leakage Model vs Time
As mentioned in Chapter 3, the leakage current of HfOz MIM capacitors was

found to decreased as a function of time following a power law.

where J is the leakage current density which is a function of time, Jois the initial current
density when the voltage is applied, J, is the steady-state leakage current density when
the time goes to m, and n is a constant. The curves of log(J) vs. time for the samples
of series A and B before the post-deposition anneal are shown in Figures 4.2 and 4.3
respectively. The leakage current for the samples after the anneal has similar behavior
but decreases much faster with time. The curves of log(/) vs. time for the samples
of series A and B after the post-deposition anneal are shown in Flgures 4.4 and 4.5

respectively. Because of the shorter measurement time and the smallel range of current
for the samples after the anneal, fluctuations due to noise are evident.
Series A and B can be modeled with n=0.0094 and n=0.62 before anneal and
with n=0.90 and n =1 after anneal.

4.2.2 Leakage Model vs E and T
The field dependence of the leakage current density of the Hf02 films after the
post-deposition anneal was found to follow the Schottky model The temperature and
field dependence of the leakage current for the standard thermionic emission Schottky
model is given by

where A* is the effective Richardson's constant, which incorporates carrier mobility; q
is the electronic charge, E is the permittivity; k is Bo1tzmann.s constant, J is the leakage
current density; T is the temperature, E is the electric field across the film; WUis the
barrier height. If the conduction mechanism is thermionic emission, the plots of log(J)
vs. E l l 2 and l o g ( J / ~ vs.
~ ) 1000/T yield straight lines. The barrier height, W E ,can be
extracted from either the slope or the intercepts of the plots [21, 221.
For fields above 1 x 1O5 Vkm, the curve of log(J) vs. E l l 2 for the 50nm series
B Hf02 is shown in Figure 4.6. Other series have similar behavior. It's approximately
linear at voltages above lvolt. Below the knee in the Schottky plot (1V, E=2x 1O5 Vkm),
the field dependence is approximately Ohmic. In the Ohmic region, the resistance of
the film is approximate 3 . 9 10~Cl.cm"
~
At 27"C, the dielectric breakdown occurred at
-9.1V for the film with a thickness of 50nm, that is under an electric field of 1 . 8 2 10'
~
Vkm.
The temperature dependence of the leakage current density for the Hf02 films
with a thickness of 75nm of all the deposition series after the post-deposition anneal at
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Figure 4.2: The leakage current of Hf02 as a function of time for the sample with a
thickness of 20nm of series A at I volt before anneal

Time (min)

Figure 4.3: The leakage current of Hf02 as a function of time for the sample with a
thickness of 75nm of series B at I volt before anneal

Time (min)

Figure 4.4: The leakage current of Hf02 as a function of time for the sample with a
thickness of 20nm of series A at lvolt after anneal
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Figure 4.5: The leakage current of HfOz as a function of time for the sample with a
thickness of 75nm of series B at lvolt after anneal

Figure 4.6: Field dependence of the leakage current density for the 50nm series B Hf02
thin film after anneal at a temperature of 25°C

a field of 1.333 x 10"lcm

is shown in Figure 1.7. At high temperatures, the curves of

log(J/T2) vs. 1000IT for all the series are linear. The temperature thresholds for the
linear region are

N

135OC,

N

l25OC,

N

145OC and

N

155°C for deposition series A, B, C,

and D respectively. Using the data in Figure 4.6 and 4.7, and Eq.4.4, the Shottky barrier
height IVB is estimated to be between 0.866eV to 0.885eV using.
From the discussion above, the conclusion can be drawn that the leakage behavior
of Hf02 thin films with top Pt electrode follows the Schottky model at fields higher than
1.333x 105V/cm and temperatures higher than 125°C. Below 125"C, the leakage current
density is nearly independent of temperature.
One possibility of such leakage behavior may be due to mobile defects in the
Hf02. The Hf02 is assumed to be filled with mobile charged defects such as oxygen
vacancies. Initially, the defects are uniformly distributed within the Hf02 film at low
temperature and low field. If there are sufficient numbers of defects, an electron may
be able to tunnel through the Schottky barrier to one of the defects, then hop, from one
defect to the another defect, finally reaching the other electrode. The hopping model
would produce a nearly Ohmic response. On the other hand, if the defects are nonuniformly distributed (e.g., more defects near one of the electrodes than the other and
thus a reduced defect region near one of the electrodes), the Schottky barrier could be the
dominant bamer for electron transport and the current would follow a Schottky model.
If the defects are charged, under high fields the defects will drift with the electric field
and accumulate at one of the electrodes; similarly, at high temperatures, the defects
would be much more mobile and would drift with the electric field (even at low fields)
and accumulate at one of the electrodes. Thus, the Schottky barrier would dominate at
high fields and high temperatures; a hopping mechanism would dominate at low fields
and low temperatures. The models are depicted in Figure 4.8.
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Figure 4.7: Temperature dependence of the leakage current density of Hf02 for the
75nm thick samples of all deposition series at a field of 1.333x 1o5 V/cm
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Figure 4.8: Possible leakage model to explain carrier transport in thin films of Hf02

CHAPTER 5
CONCLUSION AND TASKS FOR FUTURE WORK

5.1 Summary
This thesis investigated a promising dielectric for future microelectronic applicationsHf02 in MIM structures. The Hf02 thin films were deposited by pulsed DC magnetron
reactive sputtering under different conditions. The physical and dielectric properties
(relative perm~ttivltyand leakage behavior) were studied before and after the post
deposition anneal, and models for the permittivity and leakage ci~rrentwere developed.

5.2

Conclusion
Our experiment demonstrates that hlgh quality thin film of Hf02 can be deposited

by pulsed DC magnetron reactive sputtering, The deposition rate versus A d o 2 ratio
shows hysteresis. As the 07/Ar ratio was increased, the dep~sitionrate remained at a
high level until the ratio reached a specific value, and then the rate decreased sharply to a
low level and remained there. Then as the 02/Ar ratir! was decreased, the rate remained
at the low level until the ratio reached a much lower value, and then the rate went back
to the high level. The samples deposited at high power have lower dissipation. The
best condition is 300Watts high deposition rate followed by a 600°C, 60 minutes anneal
in air. The samples made under this condition have low dissipation factor (<0.01) and
C a~field
~ of 1.333x 105v/cm).
lower leakage current (<1 O - ~ A / at
The relative permittivity is a function of thickness, temperature, frequency and
bias voltage. The dependence of relative permittivity on these conditions becomes
weaker after the post-deposition anneal of 600°C for 60 minutes. The t,(T) curve
increases slightly over the temperature range from -5 to 200 "C by 5.13% after anneal
and the t,.(f) curve decreases slightly over the frequency range from 100 to lMHz

following a linear relation to the !ogarithm of frequency. Humidity uptake is found
to be able to increase the relative permittivity of the Hf02 films before anneal. The
optical bandgap is the same for all the samples after annealing at 5.4eV.
The leakage current is a function of time, voltage and temperature. The leakage
current density decreases with time following a power law. The leakage current decreases
much faster after the post-deposition anneal than before the anneal. The leakage current
density increases with the increase of voltage. At voltages below lvolt, the relation is
approximately Ohmic. At higher voltages. it follows the relation of Schottky model.
The leakage current density increases with the increase of temperature. At temperatures
above a specific threshold temperature, the leakage current density follows the relation
of Schottky model. The barrier height is estimated to be between 0.866eV to 0.885eV,
and the dielectric breakdown occurs under an electric field of 1 . 8 2 lo6
~ v!cm.
As a result of my work, HfOz thin films shows good properties as a gate d~electric
material. It has proper dielectric constant, low dissipation factor and low leakage current
density. The working conditions such as temperature, voltage and frequency have little
influence on its dielectric constant. So HfOz is a promising alternative for SiOz, and it's
worth Investigating more deeply.

5.3 Tasks for Future Work
Due to the limit of time and the breakdown of devices, the properties of HfOz
thin films in MIS structure haven't been investigated. S~milarcharacterization of MIS
capacitors will be made. The investigation of the HfOz MIS capacitors with different
thickness Si02 layers would make the properties more clew. The deposition protocol of
MIS capacitors is introduced briefly as follows.
The HfOP thin films were deposited on Si02/Si substrates with 29.73A Si02
layer with standard deviation of0.22A to create MIS capacitors. 'The SiOz/Si was grown
by thermal oxidation by National Semiconductor using a state-of-the-art growth process.

.-

Series
7

DC ~ o w e r TThickness
0
2
O
n

1 %02
13

1

Deposition Rate(nm1min)
8.4

Table 5.1: Experimental Matrix for MIS structure

The small set of deposition conditions, which were listed in Table 5.1, are similar to
those of MIM capacitors.
Two series were deposited, one at DC power 100 Watts and the other at 300
Watts. There are five samples in each series. One sample has no Hf02 layer and
the Pt electrodes were formed directly on the substrate to investigate the properties of
the Si02/Si, four samples with the thickness of 3, 7, 10, 20nm were deposited. The
deposition temperature is room temperature.
On all the samples, the thickness of top Pt electrode is 100nm.
It would be helpful to explore the properties for the Hf02 thin films deposited
under more deposition conditions such as different temperatures, pressures, more DC
power levels and different duty cycles [23,24,25,26,27,28].
The sputtering deposition method may cause damage and thus is not suitable for
industrial application. So other deposition methods received attention and high quality
Hf02 thin films have been made with these deposition methods such as ion assisted
deposition (IAD) [29, 301, electron-beam deposition [31] and especially the metallorganic chemical vapor deposition (MOCVD) [32]. It is valuable to investigate the
deposition conditions and properties of H f 0 2 thin films for these deposition methods.
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